Paper at IEEE TCAS-II

Our collaborative paper on hardware-efficient logic camouflaging for 3D IC security will be published at IEEE Transactions on Circuits and Systems II: Express Briefs. This paper discusses a layout-level technique to thwart image analysis based reverse engineering attacks, September 2017